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Random dopant fluctuation effects of gate-all-around inversion-mode silicon nanowire field-effect
transistors (FETs) with different diameters and extension lengths are investigated. The nanowire
FETs with smaller diameter and longer extension length reduce average values and variations of
subthreshold swing and drain-induced barrier lowering, thus improving short channel immunity.
Relative variations of the drain currents increase as the diameter decreases because of decreased
current drivability from narrower channel cross-sections. Absolute variations of the drain currents
decrease critically as the extension length increases due to decreasing the number of arsenic dop-
ants penetrating into the channel region. To understand variability origins of the drain currents, var-
iations of source/drain series resistance and low-field mobility are investigated. All these two
parameters affect the variations of the drain currents concurrently. The nanowire FETs having
extension lengths sufficient to prevent dopant penetration into the channel regions and maintaining
relatively large cross-sections are suggested to achieve suitable short channel immunity and small
variations of the drain currents.VC 2015 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4914976]
The device variability due to random dopant fluctuation
(RDF) is one of the major problems in nanoscale devices.1–5
Discretized dopants for high-doped source/drain regions per-
meate into both the source/drain extension regions and the
channel regions of gate-all-around (GAA) inversion-mode sil-
icon nanowire field-effect transistors (FETs), and fluctuate the
device characteristics including threshold voltages (Vth),
source/drain series resistances (Rsd), and transconductances
(Gm) related to the effective gate length (Leff) and mobility.
6,7
Recently, the nanoscale devices with low-doped under-
lap regions are considered to meet the criteria of low-power
application without reducing the drive currents critically.8,9
However, it is important to investigate the size of diameters
(DNW) and extension lengths (LEXT) to maintain proper de-
vice performance and also to reduce variations of the device
characteristics. In addition, it is essential to understand
the variability origins of the DC performance for reliable
device design. In this work, we investigated the RDF effects,
induced by the high-doped source/drain regions, on the
n-type nanowire FETs with different DNW and LEXT in terms
of short channel characteristics and drain currents. We also
analyzed the variations of DC performance (drain currents
and Gm) by comparing the correlations of those with several
electrical parameters.
GAA inversion-mode silicon nanowire FETs were simu-
lated using Sentaurus TCAD10 by solving drift-diffusion
equations coupled with Poisson equation self-consistently.
For the quantum effects, density-gradient model11 is consid-
ered instead of Schrodinger equation because of its shorter
computation time to be effective for the variability study. In
addition, three basic mobility models are considered; Philips
unified mobility model12 for impurity scattering, Canali
model13 for velocity saturation, and Lombardi model14 for
surface roughness scattering at the interface between nano-
wire channel and oxide. All the n-type nanowire FETs had
the same arsenic doping profiles with peak value of
1020cm3 at the edges of source/drain extension regions and
Gaussian doping profile of about 2.5 nm/dec, which is com-
parable to the simulated data considering Kinetic Monte
Carlo implantation.7,8 Nanowire channels were doped with
boron at constant value of 1016cm3 to avoid RDF effects of
boron and to focus on the impact of discrete arsenic dopants
on the variability.15 The nanowire FETs had constant physi-
cal gate length (Lgate) of 20 nm and SiO2 thickness (tox) of
1 nm, DNW splits of 5, 7, 9 nm and LEXT splits of 6, 8, 10 nm.
Leff was defined as the distance between two points having
equal concentrations between arsenic and boron dopants.
Geometrical parameters and doping profiles of the nanowire
FETs were shown in Fig. 1(a).
RDF effects on the nanowire FETs were investigated
using Sano model, which considers both long-range and
short-range Coulomb potentials separately and places dis-
crete dopants successfully under the drift-diffusion simula-
tions.16 Screening factor was calculated as 2N1/3, where N
is arsenic doping concentration. Since all the nanowire FETs
had low boron doping concentration in the channel regions,
only the arsenic dopants of the source/drain regions were
randomized. The number of samples for RDF is 200 for each
DNW and LEXT. Linear on-currents (Id,lin) were measured at
the gate voltage (Vgs) of 0.8V and the drain voltage (Vds) of
0.05V, whereas maximum transconductances (Gm,max) were
extracted at the maximum value of Gm at Vds of 0.05V. Vth
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in the linear regime (Vth,lin) were extracted using the constant
current method at Ith¼Weff/Lgate 107, where Weff is defined
as the perimeter of the nanowire channel (Weff¼DNW p).
One example for the fluctuations of Vth,lin, Id,lin, and Gm,max at
Vds of 0.05V is shown in Fig. 1(b).
To analyze the RDF effects, we extracted several electri-
cal parameters such as Rsd and low-field mobility (l0). Rsd of
the nanowire FETs were extracted using Y-function tech-
nique,17 and l0 was extracted at the peak value of mobility
using split C-V method.18 Here, we used the oxide capacitan-
ces (Cox) extracted from the slope of the inversion charge
(Qinv), integrated from the simulated C-V curves, versus Vgs
curves in the strong inversion regime.19 Y-function and mo-
bility equations used for the extractions of Rsd and l0 in the
linear regime, respectively, are given as
Y  Id;linﬃﬃﬃﬃﬃﬃ
Gm
p ; (1)
l ¼ L
2
gate  Id
Vds  Id  Rsdð Þ 
Ð
CgcdV0gs
: (2)
Short channel characteristics (subthreshold slope (SS),
drain-induced barrier lowering (DIBL)) of the nanowire
FETs with DNW and LEXT splits are investigated (Figs. 2(a)
and 2(b)). SS values are extracted below Vth in the saturation
regime (Vds¼ 0.8V), whereas DIBL values are given as
DIBL ¼  Vth;sat  Vth;lin
Vds;sat  Vds;lin ; (3)
where Vth,sat is the Vth extracted at Vds of 0.8V, Vds,sat and
Vds,lin are the Vds of 0.8V and 0.05V, respectively.
20 The
nanowire FETs with longer LEXT reduce the number of ar-
senic dopants penetrating into the channel regions, and
decrease both the average and standard deviations of SS and
DIBL. As DNW increases, reduced gate-to-channel controll-
ability affects DIBL and SS values to increase. But as shown
in Fig. 2(a), the SS values increase critically as DNW changes
from 5 to 7 nm, whereas those increase slightly as DNW
changes from 7 to 9 nm. This non-uniform change of SS as
DNW increases is due to the significantly reduced quantum
effects for the DNW of 7 and 9 nm (Ref. 21) and is also simi-
lar to the experimental data.22 The nanowire FETs with DNW
of 5 nm have gate-to-channel controllability enough to main-
tain low values and variations of SS and DIBL even under
the LEXT of 6 nm. Although the nanowire FETs with DNW of
7 and 9 nm have large values of SS and DIBL, the standard
FIG. 1. (a) Schematic diagram and doping profiles of the simulated nanowire FETs with three different diameters (DNW) of 5, 7, and 9 nm and extension
lengths (LEXT) of 6, 8, and 10 nm. All the nanowire FETs have the equivalent arsenic doping gradients of 2.5 nm/dec. (b) One example for the fluctuations of
the drain currents and the transconductances for the nanowire FETs with the DNW of 7 nm and the LEXT of 8 nm.
FIG. 2. Distribution of (a) subthreshold slope (SS) and (b) drain-induced barrier lowering (DIBL) for the nanowire FETs with all three different DNW and LEXT.
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variations of SS and DIBL are low; the maximum standard
deviations of SS and DIBL are 2.92mV/dec and 3.07mV/V,
respectively. All the variations of the Vth,lin induced by the
RDF effects are small; the maximum standard deviation of
the Vth,lin is 4.7mV, which is comparable to the FinFETs
with high extension doping concentrations.23 These results
indicate that the nanowire FETs with undoped channel
regions are immune to the variability from the RDF effects
induced by high-doped source/drain regions.
Figure 3 shows the relative and absolute variations of
Id,lin and Gm,max. Relative variations are calculated as the
standard deviations divided by the average values, whereas
absolute variations are equivalent to the standard deviations.
As the DNW decreases, relative variations of Id,lin and Gm,max
increase but do not depend on LEXT. The nanowire FETs
with smaller DNW have larger Rsd as well as smaller current
drivability due to narrower source extension regions. Thus,
the average values of Id,lin and Gm,max decrease critically,
causing greater relative variations and satisfying Pelgrom’s
law.24 Absolute variations of Id,lin increase as the DNW
increases or as the LEXT decreases. Absolute variations of
Gm,max show similar aspects as the absolute variations of
Id,lin except for the LEXT of 10 nm.
Figure 4 shows the relative and absolute variations of
the Rsd and l0. Relative variations of l0 follow the same
trend as those of Id,lin and Gm,max, whereas relative variations
of Rsd are independent of the DNW and the LEXT. As the DNW
decreases, increasing both averages and absolute variations
of Rsd maintains certain values for the relative variations of
Rsd between 5% and 9%. Different from the absolute varia-
tions of Id,lin and Gm,max, the absolute variations of Rsd and
l0 increase as the DNW decreases. The nanowire FETs with
smaller DNW have higher possibility for the carriers to be
affected by individual arsenic dopants because of the closer
distance between the carriers and the dopants. Longer LEXT
affects smaller absolute variations of l0 because of the small
number of arsenic dopants in the intrinsic channel region.
Instead, the absolute variations of Rsd increase as the LEXT
increases due to the large variations of the number of arsenic
dopants in the low-doped underlap regions.
To investigate the variability origins of Id,lin, correla-
tions of Id,lin with Vth,lin and Gm,max are shown in Figs. 5(a)
and 5(b). Here, the correlation coefficients (q) are calculated
using Spearman’s correlations.2,5,25 All Id,lin values are not
FIG. 3. Relative and absolute variations of the drain currents (Id,lin) and the
maximum transconductance (Gm,max) for the nanowire FETs with all three
different DNW and LEXT. FIG. 4. Relative and absolute variations of the source/drain series resistance
(Rsd) and the low-field mobility (l0) for the nanowire FETs with all three
different DNW and LEXT.
FIG. 5. One example for the scatter plots of the drain currents (Id,lin) versus (a) the threshold voltages (Vth,lin) and (b) the maximum transconductance (Gm,max)
for the nanowire FETs with all three DNW and the fixed LEXT of 8 nm. Insets are their correlation coefficients (q) for all three different DNW and LEXT.
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correlated to the Vth,lin with maximum q of 0.129, whereas
those are highly correlated to the Gm,max. As shown in Fig.
5(a), increase of Vth as DNW decreases is due to the quantum
effects from the volume inversion26 as well as band-gap wid-
ening,27 which reduce the inversion charge density and thus
Id,lin at the same Vgs. The components which can induce the
variations of Gm,max are tox, DNW, Lgate, l0, and Rsd,
25 but
only l0 and Rsd are varied by the RDF effects.
Figure 6 shows the scatter plots of Id,lin with respect to
the electrical parameters (Rsd and l0). SS and DIBL are
excluded because their absolute variations and correlations
with the drain currents are negligible. Variations of Gm,max
depend on the variations of Rsd and l0 directly, so Gm,max is
not included here. Sensitivity is defined as the slope of the
scatter plots, which is the variations of Id,lin with respect to
the variations of the Rsd or l0. Sensitivity indicates how
greatly the variations of the Rsd or l0 affect the variations of
Id,lin.
5
The variations of Id,lin are highly correlated with the var-
iations of all electrical parameters, meaning that the varia-
tions of Rsd and l0 affect the absolute variations of Id,lin
concurrently. As the LEXT increases, much critically
decreased variations of l0, compared to the increased varia-
tions of Rsd, reduce the variations of Id,lin. As the DNW
decreases, sensitivity values decrease greatly, and this results
in reducing the impacts of the variations of Rsd and l0 on the
variations of Id,lin, even though the variations of Rsd and l0
increase, as shown in Fig. 4. Decreased current drivability
for smaller DNW also contributes to the smaller variations of
Id,lin in a relative point of view.
Absolute variations of Gm,max depend on the variations
of Rsd and l0. The nanowire FETs with the LEXT of 6 and
8 nm have overlap regions; the number of arsenic dopants in
the channel regions increases and induces the large varia-
tions of l0, and thus Gm,max. Instead, the nanowire FETs with
the LEXT of 10 nm have underlap regions, causing low varia-
tions of l0 but increasing average values and variations of
Rsd. Thus, the opposite relationship between the variations of
Rsd and l0 affects the variations of Gm,max differently in
terms of the DNW and the LEXT.
In summary, numerical 3D device simulations were per-
formed for the nanowire FETs in order to investigate RDF
effects to the device performance according to various DNW
and LEXT. The variations of SS and DIBL increased as LEXT
decreased, but the nanowire FETs with undoped channel and
with small DNW were enough to maintain gate-to-channel
controllability. On the other hand, relative variations of Id,lin
and Gm,max increased critically as the DNW decreased, satisfy-
ing the Pelgrom’s law. Using the variations of Vth,lin, Rsd,
and l0, the absolute variations of Id,lin and Gm,max were
explained physically for the nanowire FETs with different
DNW and LEXT. Rsd and l0 influenced on the variations of
Id,lin and Gm,max concurrently, whereas Vth,lin had no influ-
ence. It is promised to minimize penetration of arsenic
dopants into the channel region but to maintain large cross-
sections so that the nanowire FETs can achieve short channel
immunity and low variations of the drain currents and the
transconductances.
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